Claim Amendments

1. (Previously Presented) A method comprising:

using a logic design element in a logic design;

performing a simulation of the logic design that includes simulating the logic design element; and

having the logic design element automatically collect and store instrumentation data during the simulation, wherein the instrumentation data represents usage and performance related statistics that relate to the logic design element.

- 2. (Original) The method of claim 1 further comprising displaying the instrumentation data relating to the logic design element.
- 3. (Original) The method of claim 2 further comprising receiving a query to display the instrumentation data relating to the logic design element, wherein displaying the instrumentation data includes displaying the instrumentation data relating to the logic design element in response to the query.
- 4. (Original) The method of claim 2 wherein displaying the instrumentation data includes displaying the instrumentation data after performing the simulation.
- 5. (Original) The method of claim 2 wherein displaying the instrumentation data includes displaying the instrumentation data while performing the simulation.
 - 6. (Original) The method of claim 2 wherein:
 performing the simulation includes performing a partial simulation,

having the logic design element automatically collect the instrumentation data includes having the logic design element automatically collect the instrumentation data during the partial simulation, and

displaying the instrumentation data includes displaying the instrumentation data after performing the partial simulation.

7. (Original) The method of claim 1 wherein:

the logic design element includes a FIFO memory, and

having the logic design element automatically collect the instrumentation data includes having the FIFO memory automatically collect the instrumentation data during the simulation, with the instrumentation data relating to the FIFO memory.

- 8. (Original) The method of claim 7 wherein having the FIFO memory automatically collect the instrumentation data includes having the FIFO memory record usage of the FIFO memory during the simulation.
 - 9. (Original) The method of claim 7 further comprising:

receiving a query to display the instrumentation data relating to the FIFO memory, and

displaying the instrumentation data relating to the FIFO memory in response to the query.

10. (Original) The method of claim 1 wherein:

the logic design element includes a tri-state bus, and

having the logic design element automatically collect the instrumentation data includes having the tri-state bus automatically collect the instrumentation data during the simulation, with the instrumentation data relating to the tri-state bus.

- 11. (Original) The method of claim 10 wherein having the tri-state bus automatically collect the instrumentation data includes having the tri-state bus automatically collect usage of the tri-state bus during the simulation.
 - 12. (Original) The method of claim 10 further comprising:

receiving a query to display the instrumentation data relating to the tri-state bus,

displaying the instrumentation data relating to the tri-state bus in response to the query.

13. (Previously Presented) A machine-accessible medium, which when accessed results in a machine performing operations comprising:

using a logic design element in a logic design;

performing a simulation of the logic design that includes simulating the logic design element;

having the logic design element automatically collect instrumentation data during the simulation, wherein the instrumentation data represents usage and performance related statistics that relate to the logic design element; and

displaying the instrumentation data relating to the logic design element.

- 14. (Canceled).
- 15. (Previously Presented) The machine-accessible medium of claim 13 further comprising receiving a query to display the instrumentation data relating to the logic design element, wherein displaying the instrumentation data includes displaying the instrumentation data relating to the logic design element in response to the query.
- 16. (Previously Presented) The machine-accessible medium of claim 13 wherein displaying the instrumentation data includes displaying the instrumentation data after performing the simulation.
- 17. (Previously Presented) The machine-accessible medium of claim 13 wherein displaying the instrumentation data includes displaying the instrumentation data while performing the simulation.

18. (Previously Presented) The machine-accessible medium of claim 13 wherein:

performing the simulation includes performing a partial simulation,

having the logic design element automatically collect the instrumentation data includes having the logic design element automatically collect the instrumentation data during the partial simulation, and

displaying the instrumentation data includes displaying the instrumentation data after performing the partial simulation.

19. (Original) The machine-accessible medium of claim 13 wherein: the logic design element includes a FIFO memory, and

having the logic design element automatically collect the instrumentation data includes having the FIFO memory automatically collect the instrumentation data during the simulation, with the instrumentation data relating to the FIFO memory.

- 20. (Original) The machine-accessible medium of claim 19 wherein having the FIFO memory automatically collect the instrumentation data includes having the FIFO memory record usage of the FIFO memory during the simulation.
- 21. (Original) The machine-accessible medium of claim 19 further comprising: receiving a query to display the instrumentation data relating to the FIFO memory, and

displaying the instrumentation data relating to the FIFO memory in response to the query.

22. (Original) The machine-accessible medium of claim 13 wherein: the logic design element includes a tri-state bus, and

having the logic design element automatically collect the instrumentation data includes having the tri-state bus automatically collect instrumentation data during the simulation, with the instrumentation data relating to the tri-state bus.

- 23. (Original) The machine-accessible medium of claim 22 wherein having the tri-state bus automatically collect the instrumentation data includes having the tri-state bus automatically collect usage of the tri-state bus during the simulation.
- 24. (Original) The machine-accessible medium of claim 22 further comprising: receiving a query to display the instrumentation data relating to the tri-state bus, and

displaying the instrumentation data relating to the tri-state bus in response to the query.

25. (Previously Presented) An apparatus comprising:

a simulation module that is structured and arranged to perform a simulation of a logic design that includes a logic design element;

a collection module that is integrated with the logic design element and that is structured and arranged to automatically collect and store instrumentation data, which represents usage and performance related statistics relating to the logic design element during the simulation; and

a processor to execute modules of the apparatus.

26. (Original) The apparatus of claim 25 further comprising a display module that is structured and arranged to display the instrumentation data relating to the logic design element.

27. (Original) The apparatus of claim 26 further comprising an interface module that is structured and arranged to receive a query to display the instrumentation data relating to the design element, wherein the display module is structured and arranged to display the instrumentation data relating to the logic design element in response to the query.

28. (Original) The apparatus of claim 25 wherein:

the logic design element includes a FIFO memory, and

the collection module is integrated with the FIFO memory and is structured and arranged to automatically collect the instrumentation data relating to the FIFO memory during the simulation.

29. (Original) The apparatus of claim 25 wherein:

the logic design element includes a tri-state bus, and

the collection module is integrated with the tri-state bus and is structured and arranged to automatically collect the instrumentation data relating to the tri-state bus during the simulation.

30. (Previously Presented) The method of claim 1 wherein the logic design element represents a FIFO memory, and the instrumentation data collected by the logic design element comprises a degree of fullness of the FIFO memory.

31. (Previously Presented) The method of claim 1 wherein the logic design element represents a tri-state bus, and

the instrumentation data collected by the logic design element comprises a number of occurrences of bus error conditions experienced by the tri-state bus.

32. (Previously Presented) The machine accessible medium of claim 13 wherein

the logic design element represents a FIFO memory, and
the instrumentation data collected by the logic design element comprises
statistics regarding usage of the FIFO memory.

- 33. (Previously Presented) The machine accessible medium of claim 13 wherein the logic design element represents a FIFO memory, and the instrumentation data collected by the logic design element comprises a percentage of time a word of the FIFO memory was in use.
- 34. (Previously Presented) The machine accessible medium of claim 13 wherein the logic design element represents a tri-state bus, and the instrumentation data collected by the logic design element comprises a number of simulation cycles a tri-state bus driver drove the tri-state bus.
- 35. (Previously Presented) The apparatus of claim 25 wherein the logic design element represents a FIFO memory, and the instrumentation data collected by the collection module of the logic design element comprises a quantity of valid entries present in the FIFO memory during the simulation.
- 36. (Previously Presented) The apparatus of claim 25 wherein the logic design element represents a FIFO memory, and the instrumentation data collected by the collection module of the logic design element comprises a quantity of read and write pointers used by the FIFO memory during the simulation.
 - 37. (Previously Presented) The apparatus of claim 25 wherein the logic design element represents a tri-state bus, and

the instrumentation data collected by the collection module of the logic design element comprises a percentage of time a tri-state bus driver drove the tri-state bus during the simulation.